It's UWAweek 4

help2002

This forum is provided to promote discussion amongst students enrolled in CITS2002 Systems Programming.
Please consider offering answers and suggestions to help other students! And if you fix a problem by following a suggestion here, it would be great if other interested students could see a short "Great, fixed it!"  followup message.
Displaying selected article
Showing 1 of 835 articles.
Currently 1 other person reading this forum.


SVG not supported

Login to reply

👍?
helpful
11:56am Wed 2nd Oct, Kristiaan M.

yes that's the page table, with corrected indexes it looks like this: process 0: 0,1,2,3 process 1; 4,5,6,7 process 2: 99,99,99,99 process 3: 99,99,99,99 process 0 and 1 are loaded into ram with values 0-7 but now there is a new issue with instruction '0' 'the next page of process 0 has to be brought in from virtual memory to the RAM' however every page from process 0 is already loaded into RAM do I just switch the pages like so: process 0: 0,1,2,3 process 0: 1,0,2,3 (and update the time step for these 2 that change) or does something else need to happen?

The University of Western Australia

Computer Science and Software Engineering

CRICOS Code: 00126G
Written by [email protected]
Powered by history
Feedback always welcome - it makes our software better!
Last modified  8:08AM Aug 25 2024
Privacy policy